T74L2T45

Dual Supply Translating Transceiver; 3-state

概述
开发资源
应用
订购明细

概述

The T74L2T45 is designed for asynchronous communication between two data buses. The logic level of the direction control (DIR) input activates either Port B or Port A output. When Port B output is activated, the device transmits data from Bus A to Bus B, and when Port A output is activated, it transmits data from Bus B to Bus A. The input circuits on Port A and Port B are always active and must be driven to a logic high or low level to prevent excessive I_CC and I_CCZ.

Port A is designed to track V_CCA, which can accept any supply voltage from 1.65 V to 5.5 V. Port B is designed to track V_CCB, which can also accept any supply voltage from 1.65 V to 5.5 V. This enables universal low-voltage bidirectional translation between 1.8 V, 2.5 V, 3.3 V, and 5 V voltage nodes.

The V_CC isolation feature ensures that when either V_CC input is grounded, both ports enter a high-impedance state.

The T74L2T45 is available in the VSSOP8 package and is characterized from −40°C to +125°C.

Status

Preview
Rating

Industrial
Technology Family

LVC
Number of Channels

2
Supply Range (V)

1.65-5.5/1.65-5.5
Input Type

CMOS
Output Type

3-State
DC Drive Strength (mA)

32
Operating Temperature Range (℃)

-40 to +125
Package

VSSOP8

开发资源

文档

显示筛选器

隐藏筛选器
文档
- 数据手册
- 选型手册
- 应用笔记
- 技术文章
- 用户指南
- 文档名称
- 类型
- 语言
- 日期
- 思瑞浦模拟产品选型册
  
  选型手册
  
  中文
  
  03/06/2026
- 思瑞浦逻辑产品选型册
  
  选型手册
  
  中文
  
  01/22/2026
- Datasheet_T74L2T45
  
  数据手册
  
  英文
  
  09/04/2026
  
  Dual Supply Translating Transceiver; 3-state
- Introduction to Latch-up and the Preventive Measures
  
  技术文章
  
  英文
  
  01/19/2024
- Introduction to ESD Performance of a Silicon Chip
  
  技术文章
  
  英文
  
  01/19/2024
- Application Tips on ESD-EOS
  
  技术文章
  
  英文
  
  01/19/2024